

Fig.2: General representation of N-bit DAC

In DAC, a single continuous output value in the shape of current or voltage is generated through a set of binary levels. The signal which is continuous in amplitude and time domain is obtained from the signal which is discrete in both the said domains with the reference input voltage applied to the data converters. Current steering DAC among various types of DAC's are popular because of the fact that these data converters provide higher resolution with less consumption of power.

Digital-to-Analog Converter employing Current Steering topology has higher speed of conversion also supports increased resolution. To improve the matching precision of the current sources the Current Steering DAC is typically employed.

For N-bit DAC, output is expressed as follow:

$$V_{OUT} = (D_{N-1} 2^{N-1} + \dots + D_0 2^0) \frac{V_{REF}}{2^N}$$

$$V_{OUT,max} = \frac{2^{N-1}}{2^N} \cdot V_{REF}$$

Current Steering DACs are mainly classified in two ways namely Binary weighted and Unary weighted Current Steering DAC. In the former case, for N-bit DAC, N number of current sources are required. 4-bit binary weighted DAC is depicted as below shown in Fig-3:




Fig.3: Current Steering DAC with 4 bit binary weight

In unary DAC, 2^N-1 current sources are required to convert N bit into analog signal. Each current source is having the same current value in this case. 3-bit unary weighted DAC is represented as shown in Fig-4.




Fig.4: 3-bit current Steering DAC with unary weight

In binary weighted case, glitches are observed due to major transitions of bits, which results poor static performance in form of INL and DNL. While in case of unary weighted DAC, there will be no such chances but need more number of current sources which results more area.

A concept of segmented DAC can be used to trade off Static performance of DAC and area as well as power consumption.

The present work is focused to provide following merits over the existing designs reported in last decade. The design objective is to minimize DNL and INL without too much compromising power consumption and chip area for the application in Bio medical field. After carrying out thorough literature survey, simulations and analysis, following modifications are done to bring novelty in proposed DAC

For the proposed design and simulation, cadence tool is used with 180 nm CMOS technology. The proposed current steering DAC offers desired INL and DNL with rated power consumption.

III. SEGMENTED CURRENT STEERING DAC

A main source of nonlinearity originates because of glitches in the current cell. More no. of transitions results more no. of changes the states of switches say on to off or vice versa. In case of 5-bit binary weighted DAC, when input changes from 00111 to 01000, big glitch is observed because of 4 transitions. Similarly when input changes from 01111 to 10000, even big glitch will be there because of 5 transitions. In case of unary weighted DAC, there is only 1-bit transition so there is no glitch but it needs more no. of current sources; for 5 bit unary current steering DAC, 31 current sources of having same value are required. Thermometer code is used to control the switches. Additional hardware is required to convert binary code into thermometer codes. Binary to thermometer code conversion for 3 – bit is shown in Table -

1:



Table 1: Binary to thermometer code representation

Binary code	Thermometer code
000	0000000
001	0000001
010	0000011
011	0000111
100	0001111
101	0011111
110	0111111
111	1111111

To get the benefits of the both say binary weighted and unary weighted DAC, the concept of segmented DAC is explored. For DAC having N inputs, M bits have been implemented using unary weighted DAC while (N-M) bits to be implemented using binary weighted. The representation is as below shown in Fig-5 and Fig-6.




Fig. 5: Segmented DAC [3]




Fig. 6: Segmented DAC [3]

There are two approaches; in first approach, MSBs are implemented using unary weighted: for 5-bit DAC, if M=3, total no. of current sources are 7+2=9 (7 having same value of current (4I₀) while 2 are binary weighted say 2I₀ & I₀), if M=2, total no. of current sources are 3+3=6 (3 having same value of current (8I₀) while 3 are binary weighted 4I₀, 2I₀ & I₀). In second approach, MSBs are implemented using Binary weighted: for 5-bit DAC, if M=3, total no. of current sources are 2+7=9 (7 having same value of current (I₀) while 2 are binary weighted say 16I₀ & 8I₀), if M=2,

total no. of current sources are 3+3=6 (3 having same value of current (I₀) while 3 are binary weighted 16I₀, 8I₀ & 4I₀).

Differential nonlinearity (acronym DNL) is a measure of error in DAC. It is defined as the deviation between two analog values corresponding to adjacent input digital values. DNL determines the accuracy of a DAC and can be given as:

$$DNL(i) = \frac{V_{out}(i+1) - V_{out}(i)}{ideal\ LSB\ step\ width} - 1$$

Integral nonlinearity (acronym INL) is a commonly used measure of performance in DAC and ADC converters. In case of DACs, the deviation in the ideal output value compared to the actual measured output value for a certain input code is defined as INL.

IV. SIMULATION RESULTS AND DISCUSSIONS

The proposed 5-bit segmented current steering DAC is implemented in cadence virtuoso 180 nm technology. The DAC is simulated with supply voltage of 1.8 V and 200 MHz of the maximum sample rate. The simulated design consumes power of 20mW at sampling rate of 200 MHz. The simulated DNL and INL observed are ±0.36 LSB and ±0.34LSB, respectively.

Fig. 7 to Fig.12 shows the simulated results and output of proposed segmented DAC with compared to Binary weighted DAC.

Fig. 7 shows output in form of current for binary inputs. Major glitches are observed when input changes from 01111 to 10000.




Fig.7: Output of binary weighted DAC




Fig.8: Architecture of segmented DAC




Fig.9: Current output of proposed DAC with lower weighted binary bits




Fig.10: Current output of segmented DAC with lower weighted unary bits




Fig.11: DNL graph of proposed segmented DAC




Fig.12: Plot of INL for proposed DAC

It has been observed that Glitches have been reduced in case of segmented DAC. Same is represented in Fig.9 and Fig.10.

The specifications of proposed DAC are as below:

Table 2: specifications of proposed DAC

Parameters	Proposed value
Technology	180
Resolution	5 bit
Approach	Segmented
Supply voltage	1.5-3.3 V
INL (Max)	0.34 LSB
DNL (Max)	0.36 LSB
Power (Max)	20mW
Frequency	200 Mhz

V. CONCLUSION

The novel architecture of current steering DAC for neural stimulation application is presented. It is observed that the Static error in the output current of the DAC mostly depends on type of switch, speed of switching and combination of segmentation. The proposed segmented DAC offers better static performance in form of INL and DNL. The result of DAC shows reduction in glitches which results in improvement in INL and DNL values. Total DC power dissipation is 22 mW at 1.8V. The proposed DAC offers a desirable performance in form of DNL and INL which is in the range of ± 0.5 LSB.

REFERENCES

- Behzad Razavi, "Design of Analog CMOS Integrated Circuits", Tata Mac Graw Hill, 2005.
- Baker, R. Jacob. CMOS: circuit design, layout, and simulation. Wiley-IEEE press, 2019.
- Allen, Phillip E., and Douglas R. Holberg. CMOS analog circuit design. Elsevier, 2011.
- Kim, Si-Nai, et al. "A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm²." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24.2 (2015): 794-798.
- Taherzadeh-Sani, Mohammad, Reza Lotfi, and Frederic Nabki. "A 10-bit 110 kS/s 1.16μW SA-ADC With a Hybrid Differential/Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications." IEEE Transactions on Circuits and Systems II: Express Briefs 61.8 (2014): 584-588
- Rahman, Md Tanvir, and Torsten Lehmann. "A self-calibrated cryogenic current cell for 4.2 K current steering D/A converters." IEEE Transactions on Circuits and Systems II: Express Briefs 64.10 (2016): 1152-1156.
- Juanda, F. N. U., Wei Shu, and Joseph S. Chang. "A 10-GS/s 4-bit single-core digital-to-analog converter for cognitive ultrawidebands." IEEE Transactions on Circuits and Systems II: Express Briefs 64.1 (2016): 16-20.
- Mukhopadhyay, Ishita, et al. "Dual-calibration technique for improving static linearity of thermometer DACs for I/O." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24.3 (2015): 1050-1058.
- Sarkar, Santanu, and Swapna Banerjee. "An 8-bit low power DAC with re-used distributed binary cells architecture for reconfigurable transmitters." Microelectronics Journal 45.6 (2014): 666-677.
- Liu, Renzhi, and Larry Pileggi. "Low-overhead self-healing methodology for current matching in current-steering DAC." IEEE Transactions on Circuits and Systems II: Express Briefs 62.7 (2015): 651-655.

11. Pal, Neelanjana, et al. "Placement-based nonlinearity reduction technique for differential current-steering DAC." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24.1 (2015): 233-242.
12. Park, Geunyeong, and Minkyu Song. "A CMOS current-steering D/A converter with full-swing output voltage and a quaternary driver." IEEE Transactions on Circuits and Systems II: Express Briefs 62.5 (2014): 441-445.
13. Li, Xueqing, et al. "A 14 bit 500 MS/s CMOS DAC using complementary switched current sources and time-relaxed interleaving DRRZ." IEEE Transactions on Circuits and Systems I: Regular Papers 61.8 (2014): 2337-2347.
14. Sarkar, Santanu, and Swapna Banerjee. "A 10-bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect." 2015 IEEE Computer Society Annual Symposium on VLSI. IEEE, 2015.
15. Przyborowski, Dominik, and Marek Idzik. "A 10-bit low-power small-area high-swing CMOS DAC." IEEE Transactions on Nuclear Science 57.1 (2010): 292-299.
16. Mohyar, Shaiful Nizam, and Haruo Kobayashi. "Digital calibration algorithm for half-unary current-steering DAC for linearity improvement." 2014 International SoC Design Conference (ISOCC). IEEE, 2014.
17. Mathurkar, Piyush, and Madan Mali. "Segmented 8-bit current-steering digital to analog converter." 2015 International Conference on Pervasive Computing (ICPC). IEEE, 2015.
18. Nag, Sudip, and Nitish V. Thakor. "Implantable neurotechnologies: electrical stimulation and applications." Medical & biological engineering & computing 54.1 (2016): 63-76.
19. Famm, Kristoffer, et al. "Drug discovery: a jump-start for electroceuticals." Nature 496.7444 (2013): 159.
20. Ng, Kian Ann, et al. "Implantable neurotechnologies: a review of integrated circuit neural amplifiers." Medical & biological engineering & computing 54.1 (2016): 45-62.

AUTHORS PROFILE



Prof. Jayeshkumar J. Patel

He is pursuing his Ph. D. From Nirma University, Ahmedabad in the field of mixed signal circuit design VLSI Design area. He has obtained his M. Tech from Institute of Technology, Nirma University, Ahmedabad in 2007 in the field of VLSI Design

He did his B.E from BVM Engineering College, Vallabh Vidyanagar. He has published many technical papers in national and international journals. He has more than 23 years of experience in teaching UG & PG students and industry



Dr. Amisha P. Naik, She is working as Associate professor at EC department, Nirma University, Ahmedabad since 2001. She teaches both at UG and PG level. She did B.E in Electronics from REC, Surat in the year 1997 and obtained M.Tech and Ph.D in VLSI Design area in the year 2006 and 2011 from Nirma University, Ahmedabad respectively. She has published many papers in national and international journals. She is guiding three ph.

d students in the area of analog and mixed signal circuit design.